



Product Brief

JMS586A USB 3.2 Gen 2x2 to PCIe Gen 3x2 Bridge Controller

Document No.: PDB-00000011 / Revision: 1.05 / Date: 07/01/2021

JMicon Technology Corporation

1F, No. 13, Innovation Road 1, Science-Based Industrial Park,
Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

Email: sales@jmicron.com

Website: <http://www.jmicron.com>

Copyright © 2021, JMicon Technology Corp. All Rights Reserved.

Printed in Taiwan 2021

JMicron and the JMicon Logo are trademarks of JMicon Technology Corporation in Taiwan and/or other countries.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use implantation or other life supports application where malfunction may result in injury or death to persons. The information contained in this document does not affect or change JMicon's product specification or warranties. Nothing in this document shall operate as an express or implied license or environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will JMicon be liable for damages arising directly or indirectly from any use of the information contained in this document.

For more information on JMicon products, please visit the JMicon web site at <http://www.JMicon.com> or send e-mail to sales@jmicon.com.

JMicron Technology Corporation

1F, No.13, Innovation Road 1, Science-Based Industrial Park, Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

Revision History

Revision Number	Effective Date	Description of Revision		Author
		Reference	Description of Change	
0.1	04/16/2021	--	Initial release	Joe Chang
1.00	12/10/2021	Section 1 Figure 2	Revised overview section Revised application scenario diagram	Katrina Mo
1.05	07/01/2026	Section 1~3	Revised sections for "Overview", "Features" and "Block Diagram"	Robert Lin

Table of Contents

Revision History	2
Table of Contents.....	3
1 Overview	5
2 Features	6
2.1 General Features.....	6
2.2 Universal Serial Bus.....	6
2.3 PCI Express	6
3 Block Diagram	6
4 Application	7
5 Package Dimension	8

Figure List

Figure 1	Block Diagram – JMS586A.....	6
Figure 2	Application Scenario	7
Figure 3	Package Outline Drawing of QFN100 10x10mm ²	9

1 Overview

JMS586A is a bridge controller between a USB host and a storage device with a PCIe interface. The upstream port supports USB connectivity and is compliant with the USB 3.2 Gen 2x2 standard with data rates up to 20Gb/s. The downstream port supports either (1) one PCIe AHCI/NVMe Gen 3x2 port, or (2) Port0 is AHCI Gen 3x2 and Port1 is NVMe Gen 3x2. The PCIe interface can be connected to PCIe storage devices at data rates up to 16Gb/s, such as SSDs. JMS586A is built for the DIY recycle market that targets the NVMe/AHCI SSD. Therefore, it can perfectly support the NVMe/AHCI SSD in the market.

JMS586A integrates USB Type-C™ configuration channel (CC) logic. The device with JMS586A can use a USB Type-C™ connector without adding any additional peripheral part. JMS586A can also support external Power Delivery controller to build Power Delivery (PD) enabled data storage device. The data storage devices with large capacity SSD can accept the electrical power from sources of energy, such as hosts acting as a power provider of USB PD to supply sufficient electricity to the device after they negotiate with each other.

JMS586A supports TRIM to the SSD and can transmit and receive data by both of the USB Mass Storage Class Bulk-Only Transport (BOT) and USB Attached SCSI Protocol (UASP) to and from the host respectively. The data storage devices can achieve its summit of performance by taking advantage of these built-in unmatched features.

2 Features

2.1 General Features

- USB 3.2 Gen 2x2 to PCIe Gen 3x2 or 2x PCIe Gen 3x2 Bridge
- Design for Windows 7, Windows 10 and MAC 10.10.5 or later version
- Support firmware download through USB 2 / USB 3.2
- Support 25 GPIOs for customization
- Support SPI/I2C/UART/LED control with PWM
- Support 3.3V I/O
- Support 25MHz external crystal
- QFN100 10x10mm² package

2.2 Universal Serial Bus

- Comply with USB 3.2 Gen 2x2 Specification
- Support USB 3.2 Gen 2x2, up to 20Gb/s
- Integrate with USB Type-C™ multiplexer & configuration channel (CC) logic
- Support USB 2.0/ USB 3.2 Gen 1/ Gen 2 power saving mode
- Comply with USB Mass Storage Class, Bulk-Only Transport Specification (Revision 1.0)
- Comply with USB Attached SCSI Protocol (UASP) Specification (Revision 4)
- Support external SPI NVRAM for Vendor VID/PID of USB 2.0/USB 3.2 Gen 1/2 device controller
- Support SCSI command translation to NVM Express
- Support SCSC command translation to AHCI

2.3 PCI Express

- Comply with PCI Express Base Specification Revision 3.1a
- Comply with AHCI 1.3.1
- Comply with NVM Express 1.4
- Support PCIe0 Gen 3x2, up to 16Gb/s
- Support PCIe1 Gen 3x2, up to 16Gb/s
- Support TRIM to the SSD
- Support AHCI standard command set
- Support SCSI to AHCI ATA pass-through command
- Support NVMe standard command set
- Support SCSI to NVM Express pass-through command

3 Block Diagram




Figure 1 Block Diagram – JMS586A

4 Application




Figure 2 Application Scenario

5 Package Dimension


* CONTROLLING DIMENSION : MM

SYMBOL	MILLIMETER			INCH		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	0.900	—	—	0.035
A ₁	0.000	—	0.050	0.000	—	0.002
A ₂	—	0.650	0.700	—	0.026	0.028
A ₃	—	0.152	REF.	—	0.006	REF.
b	0.130	0.180	0.220	0.005	0.007	0.009
D	—	10	BSC	—	0.394	BSC
D ₂	8.600	8.700	8.800	0.339	0.343	0.346
E	—	10	BSC	—	0.394	BSC
E ₂	8.600	8.700	8.800	0.339	0.343	0.346
L	0.300	0.400	0.500	0.012	0.016	0.020
e	—	0.350	BSC	—	0.014	BSC
R	0.065	—	—	0.003	—	—
TOLERANCES OF FORM AND POSITION						
aaa	0.100		0.004			
bbb	0.070		0.003			
ccc	0.100		0.004			
ddd	0.050		0.002			
eee	0.080		0.003			
fff	0.100		0.004			

NOTES :

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIE THICKNESS ALLOWABLE IS 0.305 mm MAXIMUM/0.012 INCHES MAXIMUM.
3. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M -1994.
4. THE PIN 1 IDENTIFIER MUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.
5. PACKAGE WARPAGE MAX 0.08 mm.
6. APPLIED FOR EXPOSED PAD AND TERMINALS. EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.
7. APPLIED ONLY TO TERMINALS.

ASE 		SCALE 	PROJ 
TITLE		ENG. NO.	REV
PACKAGE OUTLINE		AAA18842	0
100 L, 80FU QFN		SHEET	002
10 × 10 × 0.650 mm		1 OF 2	AA
UNIT*	TOLERANCE		REFERENCE DOCUMENT
	DIMENSION	ANGLE	
INCH / MM			






Figure 3 Package Outline Drawing of QFN100 10x10mm²

How to Reach Us:

- Home Page: <http://www.jmicron.com>
- Technical & Order Support: sales@jmicron.com