PRODUCT BRIEF

JMS583
USB 3.1 Gen 2 to PCIe Gen3x2 Bridge Controller

Document No.: PDB-18001 / Revision: 1.00 / Date: 5/15/2018

JMicron Technology Corporation
1F, No. 13, Innovation Road 1, Science-Based Industrial Park,
Hsinchu, Taiwan 300, R.O.C.
Tel: 886-3-5797389
Fax: 886-3-5799566
Website: http://www.jmicron.com

Certificate No.: TW16/00614
## Revision History

<table>
<thead>
<tr>
<th>Revision number</th>
<th>Effective date</th>
<th>Reference</th>
<th>Description of revision</th>
<th>Description of change</th>
<th>Author</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>5/15/2018</td>
<td>--</td>
<td>Initial release.</td>
<td></td>
<td>Joe Chang</td>
</tr>
</tbody>
</table>
Table of Contents

Revision History ............................................................................................................................................. ii

Table of Contents ....................................................................................................................................... iii

Figure List ............................................................................................................................................... iii

1 Overview ................................................................................................................................................ 1

2 Features .................................................................................................................................................. 2

3 Block Diagram ....................................................................................................................................... 3

4 Application ............................................................................................................................................... 4

Figure List

Figure 1 Block diagram .............................................................................................................................. 3

Figure 2 Illustration of an application ....................................................................................................... 4

Figure 3 Package dimension ...................................................................................................................... 6
1 Overview

The JMS583 is a USB 3.1 Gen 2 to PCIe Gen3 x 2 bridge controller between USB host and PCIe storage device. The USB 3.1 Gen 2 interface offers data transfer speed up to 10Gbps, doubling the USB 3.1 Gen 1 data rate. Meanwhile, the downstream port of the JMS583 is compatible with storage device with PCIe interface, such as SSD. The PCIe port is compliant with PCIe Gen3 x 2 specifications.

The JMS583 supports TRIM command for SSD and complies with both of USB Mass Storage Class Bulk-Only Transport (BOT) and USB Attached SCSI Protocol (UASP), providing much elevated performance for data transfer between USB and PCIe devices.

USB Type-C™ connectivity is implemented in the JMS583 so that no additional component is required to enable Type-C™ connectivity when hardware system designers deploy this advanced controller. The built-in USB Type-C™ feature can save costs, PCB board space and development time for storage device developers.

The JMS583 is well equipped for power management that it can meet a wide variety of power requirements from different scales of data storage systems: those for data centers, network attached storage (NAS) systems, and portable SSDs, and even those for thumb-sized Internet-of-Thing (IoT) devices.

Finally, the JMS583 is a new product that almost reaches USB3.1 G2 line bandwidth. Using the JMS583, the security system can transfer higher quality video, such as 4K or even 8K, and quicker to their data storage devices than ever.
2 Features

- Integrates with USB Type-C™ multiplexer & configuration channel (CC) logic
- Supports TRIM to the SSD
- Complies with PCI Express Base Specification Revision 3.1a
- Complies with NVM Express 1.3
- Complies with USB 3.1 Gen 1 and Gen 2 Specification, USB Mass Storage Class, Bulk-Only Transport Specification (Revision 1.0)
- Complies with USB Attached SCSI Protocol (UASP) Specification (Revision 4)
- Supports USB Super-Speed/High-Speed/Full-Speed Operation
- Supports USB2.0/USB 3.1 Gen 1/2 power saving mode
- Supports external SPI NVRAM for Vendor VID/PID of USB2.0/USB 3.1 Gen 1/2 device controller
- Thirteen GPIOs for customization
- Provides hardware controlled PWMs
- Provides software utilities for downloading the upgraded firmware code under USB2.0/USB 3.1 Gen1,2
- Design for Windows 7, Windows 10 and MAC 10.10.5 or later version
- Supports 25MHz external crystal
- Supports 3.3V I/O
- Embedded 5V to 1.0V voltage regulator
- Embedded 5V to 3.3V linear voltage regulator (LDO)
- QFN64 8x8 package
3 Block Diagram

![Block Diagram](image)

Figure 1 Block diagram
4 Application

Figure 2 Illustration of an application
5 Package Dimension

![Package Dimensions Diagram](image)

The information contained in this document is the exclusive property of JMicron Technology Corporation. For more information on JMicron products, please visit the JMicron web site at [http://www.JMicron.com](http://www.JMicron.com) or send e-mail to sales@jmicron.com. For product application support, please send e-mail to fae@jmicron.com.
![Image of the package dimension](image)

### Table 1: Controlling Dimension in MM

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>MILLIMETER</th>
<th>INCH</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.250 ± 0.025</td>
<td>0.100 ± 0.001</td>
</tr>
<tr>
<td>At</td>
<td>0.000</td>
<td>0.000</td>
</tr>
<tr>
<td>Ap</td>
<td>0.050</td>
<td>0.020</td>
</tr>
<tr>
<td>As</td>
<td>0.020</td>
<td>0.008</td>
</tr>
<tr>
<td>Is</td>
<td>0.250 ± 0.025</td>
<td>0.100 ± 0.001</td>
</tr>
<tr>
<td>D</td>
<td>8.000 ± 0.030</td>
<td>0.315 ± 0.012</td>
</tr>
<tr>
<td>De</td>
<td>4.360 ± 0.020</td>
<td>1.720 ± 0.008</td>
</tr>
<tr>
<td>E</td>
<td>8.000 ± 0.030</td>
<td>0.315 ± 0.012</td>
</tr>
<tr>
<td>Ee</td>
<td>4.360 ± 0.020</td>
<td>1.720 ± 0.008</td>
</tr>
<tr>
<td>L</td>
<td>0.900 ± 0.020</td>
<td>0.036 ± 0.001</td>
</tr>
<tr>
<td>e</td>
<td>0.040 ± 0.030</td>
<td>0.016 ± 0.012</td>
</tr>
<tr>
<td>R</td>
<td>0.075 ± 0.030</td>
<td>0.003 ± 0.001</td>
</tr>
</tbody>
</table>

### Tolerances of Form and Position

<table>
<thead>
<tr>
<th>TOLERANCE</th>
<th>MILLIMETER</th>
<th>INCH</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.010</td>
<td>0.004</td>
<td></td>
</tr>
<tr>
<td>0.010</td>
<td>0.004</td>
<td></td>
</tr>
<tr>
<td>0.010</td>
<td>0.004</td>
<td></td>
</tr>
<tr>
<td>0.010</td>
<td>0.004</td>
<td></td>
</tr>
</tbody>
</table>

1. All dimensions are in millimeters.
2. Die thickness allowable is 0.305 mm maximum (0.012 inches maximum).
4. The pin #1 identifier must be placed on top surface of the package by using indentation mark or other feature of package body.
5. Exact shape and size of this feature is optional.
6. Package warpage max 0.08 mm.
7. Applied for exposed pad and terminals: exclude embedding part of exposed pad from measuring.
8. Applied only to terminals.

---

**Figure 3  Package dimension**