



PRODUCT BRIEF

JMB585 PCIe Gen3x2 to 5 SATA 6Gb/s Bridge

Document No.: PDB-19001/ Revision: 1.00 / Date: 01/02/2019

JMicron Technology Corporation

1F, No. 13, Innovation Road 1, Science-Based Industrial Park,

Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

Website: <http://www.jmicron.com>

Copyright © 2018, JMicron Technology Corp. All Rights Reserved.

Printed in Taiwan 2018

JMicron and the JMicron Logo are trademarks of JMicron Technology Corporation in Taiwan and/or other countries.

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use implantation or other life supports application where malfunction may result in injury or death to persons. The information contained in this document does not affect or change JMicron's product specification or warranties. Nothing in this document shall operate as an express or implied license or environments, and is presented as an illustration. The results obtained in other operating environments may vary.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will JMicron be liable for damages arising directly or indirectly from any use of the information contained in this document.

For more information on JMicron products, please visit the JMicron web site at <http://www.JMicron.com> or send e-mail to sales@jmicron.com. For product application support, please send e-mail to fae@jmicron.com.

JMicron Technology Corporation

1F, No.13, Innovation Road 1, Science-Based Industrial Park, Hsinchu, Taiwan 300, R.O.C.

Tel: 886-3-5797389

Fax: 886-3-5799566

Revision History

Revision Number	Effective Date	Description of Revision		Author
		Reference	Description of the Change	
1.0	01/02/2019	-	Draft release	MD Lin

Table of Contents

Revision History	ii
Table of Contents	iii
Figure List	iv
1 Introduction	1
2 Features	2
3 Block diagram	3
4 Package dimension	4

Figure List

Figure 1	Block diagram.....	3
Figure 2	Package outline drawing of QFN76 9x9	4

1 Introduction

The JMB585 is a bridge controller between the PCIe host and the storage devices with SATA/AHCI interface. Its upstream port provides a PCIe which data transmission rate for PCIe Gen 3x2 specification. Meanwhile, its downstream port can connect to SATA/AHCI storage devices, such as a solid-state drive (SSD). The data speed of each port for the SATA port can arrive at 6Gb/s.

Also, the JMB585 SATA Host provides five ports and supports Port Multiplier. JMB585 supports command-based switching (CBS) and FIS (Frame Information Structure)-based switching (FBS). The default communication method between the SATA Host and the port Multiplier is CBS. FBS allows the Host controller to issue multiple commands that send and receive data simultaneously from any drive.

The JMB585 supports TRIM to the SSD and can transmit and receive data by both of AHCI mode and legacy IDE mode to and from the host respectively.

JMB585 is highly integrated with JMicron PCI Express and SATA self-designed PHYs.

Finally, the JMB585 is a new product that almost reaches PCIe Gen3x2 line bandwidth. JMB585 can be applied on PC, Mobile, servers, IPC, consumer electrical devices, storage device, and NVR/DVR system.

2 Features

General Features

- 15 GPIOs for customization.
- SPI interface for external SPI Flash (Option ROM).
- Supports Windows 7, Windows 10 and Linux-base OS
- Supports 3.3V I/O and 1.25V core power.
- 25MHz external crystal.
- 76-pin (2 lane PCIe to 5 SATA port) package.

PCI Express Features

- Supports up to two lane of PCI Express.
- Complies with PCI Express Base Specification Revision 3.1a.
- Supports PCIe link layer power saving mode.
- 100MHz differential PCI Express reference clock in.

SATA Features

- Supports 5 SATA port.
- Supports command-based and FIS-based for Port Multiplier.
- Complies with SATA Specification Revision 3.2.
- Supports AHCI mode and IDE programming interface.
- Supports Native Command Queue (NCQ).
- Supports SATA link power saving mode (partial and slumber)
- Supports SATA plug-in detection capable.
- Supports drive power control and staggered spin-up.
- Supports SATA Partial / Slumber power management state.

3 Block diagram




Figure 1 Block diagram

4 Package dimension




Figure 2 Package outline drawing of QFN76 9x9



<http://www.jmicron.com>

